The upgraded multi-die IP solution may speed the SoC design process in an AI-driven market that demands greater chip performance.